A sampling algorithm to immunize digital control power converters with triangular carrier waveforms against switching noise is introduced. Many converter circuits employ a sawtooth carrier waveform; however, no optimal sampling method has been presented that avoids switching noise. As demonstrated by the experiments conducted in this research, there are cases where converter circuits are not correctly controlled and sample values are affected by switching noise via current sensors or AD converters. As a result, the output is unstable and inaccurate thus reducing the reliability of the converter.
Introduction
Digital controllers based on digital signal processors (DSP), micro-controllers for inverter circuits and DC-DC converters have been widely used owing to their multifunctionality (1) . Recently, these controllers are being used in home appliances, electric vehicles, etc. Field Programmable Gate Arrays (FPGAs) have been employed to control converter circuits and can be found in many other applications because the processing time is at least 10 times less than that of DSPs (2) - (4) . As a result, a converter circuit's transient response and stability are improved.
In general, the output signals of current and voltage sensors in the inverter circuits are converted to digital signals by analog to digital converters (ADC). And a synchronous sampling method is commonly applied to digitally control the power circuit (5) (6) . In this sampling method, the sample value is taken one or two times per switching cycle synchronizing with the carrier. According to the sampling theorem, when the switching frequency is equal to the sampling frequency, an anti-aliasing filter is required before the ADC to eliminate the reactor current ripple. However, if the sampling frequency is synchronized with the switching frequency and the average current can be sampled, then the switching ripple turns into a hidden oscillation (7) . If, in addition, the targeted carrier waveform is known, the average current can be easily detected (8) . Therefore, several researches on digital control of current-mode power converters without anti-aliasing filters are reported. Such a scheme is also better for stability since the use of anti-aliasing filter can influence the dynamic characteristics of current control.
However, the sample values may be affected by the switching noise via the sensors and ADCs (9) . As shown below, the sample values can be affected significantly when the duty ratio is extremely high or low. The switching noise, in this context, is an overshoot/undershoot voltage and a damped voltage oscillation during the MOSFET switch-on and switchoff. Because the characteristic of the switching noise differs in each circuit and each environment, it is very difficult to design an appropriate filter for a converter. Consequently, the reliability of the digitally controlled power converter may be reduced.
For digitally controlled power converter circuits, the effect of switching noise on the ADC's values is one of the most significant issues, and many researches have been presented in the literature concerning this matter. For instance, a c 2014 The Institute of Electrical Engineers of Japan. sample noise reduction method using a reset integrator is introduced (10) . The capability of computers currently available has enabled real-time digital feedback control of the Pulse Width Modulator (PWM) inverter. Furthermore, with the extension to multi-rate sampling, by implementing digital control circuits on the FPGA and others, the performance and the robustness of the converter circuits can be significantly improved (3) (11) . Yokoyama et al. presented a high-speed multisampling method in a low carrier frequency to improve the performance and enhance the robustness of such circuits (2) . Another approach to cope with the sample noise introduced by the ADC is to implement analog low-pass filters (12) . However, it is uncertain how the noise may affect the control circuit or which noisy path may surround the input lines. Furthermore, filters implementation introduces an additional cost that has to be considered and at the same time, it can prove to be significantly space consuming (13) . As a promising strategy for a fundamental type of synchronous sampling method, an alternating-edge-sampling is presented to improve immunity against switching noise (7) . The sampling points are tuned based on the duty ratio to avoid noise. However, only the sampling algorithm for a triangular carrier waveform is presented. The sampling timing is tuned to either sample at the upper peaks or the lower peaks of the carrier. Numerous applications also use a sawtooth waveform as a carrier signal for producing a PWM waveform (14) - (16) . The reliability of such applications may also be at risk, and thus, a novel sampling method for sawtooth carrier waveforms has to be investigated. This paper proposes an adaptive sampling method for improving the reliability of power converter circuits using a sawtooth carrier waveform. The sampling timing is tuned adaptively and sample values are selected such that they are not affected by the switching noise. In particular, the sample values are taken adaptively based on the duty ratio. For the reasons mentioned above, an anti-aliasing filter is not implemented in this research. Because the switching noise cannot be easily characterized to design a proper filter, this paper proposes a sampling method that avoids the effect of switching noise without any filter.
First, the vulnerabilities of an undefended sampling method are exposed in a pilot study, in which a digitally controlled current-mode power converter is implemented on an FPGA. Second, the proposed sampling method is applied to the above converter in a simulation that uses the parameters obtained in the pilot study. To simulate the switching noise, a random-phase noise generator is introduced. It allows to simulate switching noise as closely as possible to the real environment. As a result, the simulator can reliably replicate properties of practical converter circuits. The simulation results in this paper, demonstrate that the effects of real life converter circuits can be replicated accurately, and that the proposed method can effectively avoid the switching noise. Finally, we present an implementation of the proposed method on an actual FPGA-based digital control current-mode DC-DC converter, with a PWM sawtooth carrier waveform. Experimental results are included to validate the effectiveness of the proposed method. 
Digital Control Current-mode Power Converter
This research utilizes an FPGA-based digital control current-mode power converter with a PWM sawtooth carrier waveform as a target circuit. The FPGA board is a Cyclone II with a parallel ADC for sampling the feedback current (17) . In related works, a switching frequency of less than 20 kHz is used for the current control converters implementing the sawtooth carrier waveform (14) - (16) . In this paper, the switching frequency of the target circuit is set to 20 kHz and so is the sampling rate. Hence, one sample will be taken in each switching cycle. The clock frequency of the controller circuit is 10 MHz. One switching cycle, T , is divided to 500 clocks, (0 th to 499 th ). The supplied parameters are: V in = 300 V, L = 14 mH and R = 40 Ω, as depicted in Fig. 1 .
The duty ratio of the converter circuit is controlled by the PWM feedback control. The PWM signal in each cycle is determined by the sample value from its previous cycle on the basis of the output current and the reference current (18) . The PWM feedback control is implemented as shown in Fig. 2 . The dashed line shows the processes that are executed within the FPGA. Because the computational performance of the FPGA is very high, the calculation can be executed in a few clock cycles, which corresponds to a small percentage of the sampling interval.
Firstly, an error current ΔI is calculated by subtracting the reference current from the output current. Accordingly, the error current is multiplied by a constant gain K p , where
Finally, further calculations, as shown in the PWM feedback control diagram, are executed in order to complete the current feedback control loop. Meanwhile, the transfer function of the control system can be derived as follows. 
Given V in = V tri = 300 V, and K = 64, the 1-A step response is
The synchronous sampling method is commonly applied to digitally controlled power converter in various applications (19) . However, as shown in Fig. 3 , the output current and voltage V d are corrupted by switching noise. Hence the samples may be affected by the switching noise.
Since no filter is used in this paper, in order to correctly control the power converter and detect the average current, the current has to be sampled at the center point of either the switch-on or switch-off, as shown in Fig. 4 .
Initially, the synchronous sampling method is applied to the target circuit to verify the cases affected by the switching noise. In this verification process, two experiments are conducted and in each experiment, the sample is taken differently, as shown in Fig. 5 . In the first experiment, the sample values are taken at the center point of the switch-on to detect the average current. In the second experiment, the samplings are taken at an arbitrary point, the 50 th clock cycle of the switching cycle, synchronously. In each experiment, the output current I out is observed. Figure 6 shows the result of the first experiment. Since the converter successfully eliminates the effect of the switching noise, the output current is expected to be very close to its theoretical value. However, because the duty ratio of the converter circuit is extremely low, at 8.2%, the sample values are affected by the noise resulting in an inaccurate output current. Figure 7 shows the result of the second experiment, in which the sample values are affected by the switching noise. The waveform obtained shows an unstable, fluctuating output current.
The experimental results confirm that when the duty ratio is very low the synchronous sampling method is affected by the switching noise. This, however, also implies that the same effect is present when the duty ratio is very high. Sample values can still get affected by noise when they are taken at a static point, especially when the duty ratio changes. Therefore, Fig. 8 . Flow chart of the proposed method without a proper sampling methodology, the reliability of the converter circuit is at risk. To enhance it, a countermeasure for the effect of noise on the sampling method with sawtooth carrier waveform should be investigated.
An Adaptive Sampling Method
In this paper, an adaptive sampling method for improving the reliability of converter circuits using a sawtooth carrier waveform is proposed. As mentioned earlier, the duty ratio in each cycle is decided on the basis of the information from its previous cycle. In other words, by using the information from the controller of the converter, the switching timing of the MOSFET can be exactly known. Thus, by leveraging the fact that the presence of noise can be timed accurately, we can adaptively tune the sampling times to avoid noise at turned-on and off of the MOSFET. Figure 8 illustrates the flow of the proposed method. Fundamentally, the sampling times are tuned on the basis of the duty ratio. As shown, the output current is initially sampled. Secondly, the sampled current is used for the current control and the duty ratio is calculated. In the proposed method, this calculation result of the duty ratio is used to calculate the sampling time. If the duty ratio is over 50%, then the samples are taken at the center of the turn-on phase. On the other hand, if the duty ratio is below 50%, the samples are taken at the center of the turn-off phase. Figure 9 (a) shows where the samples are taken when the duty ratio is over 50%. The sampling point for the switching cycle T n , had already been decided during the switching cycle T n−1 . Similarly, the sample value taken within the T n cycle, determines the duty ratio of the pulse at switching cycle T n+1 . Hence, the times when noise is generated can be accurately estimated, and the samples are selected accordingly to avoid it. Figure 9(b) shows where the sample values are taken when the duty ratio is under 50%.
The calculation time overhead for the adaptive sampling method on an FPGA is relatively very small since multiple modules can be used concurrently. Additional processing time would be within a few clocks of the maximum.
Simulation
This research utilizes SIMetrix/SIMPLIS (20) for the circuit simulator. It is a powerful circuit simulation program developed for high-speed modeling. In particular, it is very capable at treating switching electrical sources, where analog and digital circuits can be simulated concurrently. All the simulations are programmed schematically by using the embedded modules in the SIMetrix/SIMPLIS program.
To verify the effect of noise, simulations are conducted using synchronous sampling for the digital control currentmode power converter with sawtooth carrier waveform and parameters defined in Sect. 2. The adaptive sampling method is then implemented and another simulation is conducted on the same circuit.
Random Phase Noise Generation
In order to simulate the converter circuit as closely to the real environment as possible, this paper also introduces a novel switching noise generation method. Based on the observations from the experiments above in Sect. 2, it is obvious that the magnitude of the switching noise varies randomly in each switching. To simulate such noise, we propose a random phase noise generator. Its circuit consists of an LC resonance and a phase randomization part.
To achieve the phase randomization an 8-bit linear feedback shift register (LFSR), as shown in Fig. 11 , is used. An LFSR is widely used to generate pseudorandom numbers (21) (22) . In essence, this is a shift register that shifts the signal one bit at a time, towards the direction of the most significant bit when the clock signal is on. In order to form a feedback mechanism, some of the outputs are combined with an exclusive OR (XOR) gate. When the output of the flip-flops are loaded with a seed value (anything except all 0s, which would cause the LFSR to produce an all-0 pattern) and when the clock signal is input to the LFSR, it generates a pseudorandom pattern. Hence, the only signal needed to generate the random patterns is the clock.
The mechanism for random phase noise generation is shown in Fig. 10 . First, the generator uses the clock predictor to set the timing for the charge. When the one-clock-beforeswitching timing arrives, a pseudorandom number will be generated by the LFSR. Accordingly, the random number Fig. 12 . Waveform of the harmonic noise generated with a static noise generator will be converted to an analog value which approximately distributes from 0 to 10 V (later referred to as V random ). Finally, V random is applied to the capacitor LC resonance circuit and the charging takes place during a 1/2 clock width time interval. Next, the virtual wave with harmonic is triggered by the drive signal for the switching of the main circuit. By subtracting it from the original square waveform, the harmonic can be generated. To induce the switching noise into the control circuit, the harmonic is then added to the feedback current from the main circuit. For the random phase noise generator utilized in this paper, the resonant frequency and the damping time are tuned on the basis of the experimental results in Sect. 2. Figure 12 shows the waveform of the generated switching noise without the proposed random phase noise. On the other hand, Fig. 13 illustrates the waveform of the switching noise output when the random phase noise generator is Fig. 13 . Waveform of the harmonic noise generated with a random phase noise generator implemented. Because the imposed V random to the LC capacitor changes at every switch randomly, the generated harmonic also changes. As depicted, the proposed random phase noise can generate noise with different magnitudes at each switching. Therefore, by implementing the proposed switching noise generator, a realistic simulation of the converter circuit can be conducted.
Simulation Results
The simulation result of the power converter when samples are taken at arbitrary points (50 th clock), but without the random phase noise, is shown in Fig. 14 . The input in this case is static switching noise, meaning that the applied V random to the LC capacitor will not change at each switching activity. As shown, the simulation result produces an average current output of 690 mA. This value, however, is inaccurate; it depends on the sampling point. In short, the switching noise fails to be characterized as in practice and the output current does not fluctuate when samples are affected by switching noise, as shown in the experimental result above. On the other hand, with the same conditions, Fig. 15 demonstrates the benefit of the random phase noise generator. The result is identical to the experimental result shown in Fig. 7 , in which the average current is 583 mA. Therefore, by introducing the random phase noise generator, the switching noise can be characterized and hence the simulation can give results that are very close to the experimental ones.
The simulation result of the digital control current-mode power converter with the PWM sawtooth carrier waveform and adaptive sampling is depicted in Fig. 16 . It is seen that the converter can successfully avoid switching noise by adaptively tuning the sampling points. Furthermore, since the average current is also detected, a stable and accurate output current of 615 mA is obtained.
Spectrum Analysis
The spectrum analysis of the simulation results are depicted in Figs. 17 and 18 . In each figure, the spectrum analysis results of two simulations are shown. One is the power converter without the adaptive sampling method, no noise injection and the sample values are taken at the end of the ramping period. The other is when the adaptive sampling method is implemented and random phase noise is injected. As a result, although the waveform of the latter may include a switching noise component, it shows an arguably identical result with the waveform of the former near a multiple frequency of 20 kHz. Therefore, it is verified not only in the time domain but also in the frequency domain that by implementing the proposed sampling method correct control of the converter circuit can be expected.
Regarding the simulation results, the effectiveness of the proposed method in avoiding the effects of switching noise on samples is verified. Hence, correct control and stable output current from the converter circuit can be expected. Thus, the reliability of the converter circuit has been improved.
Experimental Result
An experiment is also conducted to investigate the effectiveness of the proposed method in practice. The proposed method is implemented on an actual digital control currentmode power converter using an FPGA with a PWM sawtooth The experimental result is shown in Fig. 19 . In reality, the converter circuit also shows successful avoidance of the switching noise, a stable and accurate output current of 615 mA. Therefore, it is verified that by implementing the adaptive sampling method on a digital control current-mode power converter circuit, the effect of noise on sample values can be successfully avoided, and a stable and accurate output current can be obtained. Hence, the reliability of the circuit is enhanced.
Conclusion
This study has confirmed the presence of switching noise on digital control power converters employing synchronous sampling techniques. Experimental results indicate that there are cases when the noise may affect sample values. The reliability of the power converter circuit may therefore be reduced. As a countermeasure to enhance the reliability of the circuit, an adaptive sampling method is proposed. By adaptively tuning the sampling time on the basis of duty ratio, successful noise avoidance is achieved. Simulation and the experimental results verify the effectiveness of the proposed method. A random phase noise generator is also introduced to make the simulation of the power converter circuit as realistic as possible. Both the simulation and the experimental results indicated successful noise avoidance, indicating that the converter circuit is correctly controlled. Accurate and stable output current is obtained using a relatively small calculation overhead. Consequently, the reliability of the power converter circuit with a PWM sawtooth carrier waveform is improved by implementing the proposed adaptive sampling method.
